Mandeep Narula
Assistant Professor
Electronics and Communication Engineering
Jaypee Institute of Information Technology
India
Biography
Assistant Professor – II, JIIT, Sec 62 Noida, (October 2015 – Present) Assistant Professor – II, G.D Goenka University, Gurgaon (June 2013 – October 2015) Assistant Professor, ITM University, Gurgaon (January 2011 – June 2013) Assistant Professor, AKGEC affiliated to UPTU (July 2010 – December 2010) VLSI Consultant in Transwitch, Delhi (2009 – 2010) Senior Member Technical Staff in Mentor Graphics, Noida (2008-2009)
Research Interest
CMOS Digital Design, RTL Design, Analog Circuit Design, High Speed and Low Power CMOS Circuits, Digital System Design with VHDL/Verilog.
Publications
-
Manish Choudhary, Mandeep Singh Narula, “FPGA implementation of Booth's and Baugh-Wooley Mutiplier Using Verilogâ€, International Journal of Innovative Technology and Exploring Engineering, Vol 3, Issue 1, pp. , May 2013
-
Mandeep Singh Narula, Simarpreet Singh, “Implementation of Triple Data Encryption Standard using Verilogâ€, International Journal of Advanced Research in Computer Science and Software Engineering, Vol 3, Issue 12, pp 1172-1177, January 2014
-
Mandeep Singh Narula, Ramandeep Singh, “Verilog Implementation, Synthesis & Physical Design of MOD 16 Counterâ€, International Journal of Engineering Sciences & Research Technology, Vol 3, Issue 10, October 2014